San José State University  
Charles W. Davidson College of Engineering  
DEPARTMENT OF ELECTRICAL ENGINEERING  
EE270-01, Advanced Logic Design, Spring 2019

**Course Title:** Advanced Logic Design

**Meeting:**  
TTh 18:00 - 19:15, E343  
Lab Open Lab, E389/E291

**Instructor:**  
Dr. Tri Caohuu, ENG 375  
tri.caohuu@sjsu.edu  
(408) 924 3951

**Office Hours:** MW 15:00 to 16:00

**Course Description:**  
This course presents principles and techniques in logic design: design and analysis of combinational logic circuit; flip-flop properties, sequential circuit analysis and synthesis, algorithmic state machines; asynchronous circuit design and analysis, Huffman circuit, Muller circuit, Petri Net and current approaches to asynchronous design methodology.

The students are required to do exercises and a design projects in the open laboratory using HDL-based methodology. The course is intended for senior students and beginning graduate student in the digital design concentration.

**Text & Ref. Text:**


**Grading policy:**

- Homework 10%  
- Midterm 25%  
- Projects 25%  
- Final Exam 40%

*Failure to complete and submit 80% of homework and project assignments will result in a failing grade in this class.*

<table>
<thead>
<tr>
<th>Grade</th>
<th>Overall Score</th>
</tr>
</thead>
<tbody>
<tr>
<td>A+</td>
<td>95-100</td>
</tr>
<tr>
<td>A</td>
<td>90-94</td>
</tr>
<tr>
<td>B+</td>
<td>85-89</td>
</tr>
<tr>
<td>B</td>
<td>80-84</td>
</tr>
<tr>
<td>C+</td>
<td>75-79</td>
</tr>
</tbody>
</table>
COURSE OUTLINE

I. Introduction
   - Review of switching algebra
   - HDL tools

II. Simplification of switching functions
   - Quine-McCluskey method
   - Espresso Algorithm

III. Synchronous circuit design
   - Sequential devices
   - Analysis and synthesis of synchronous sequential circuits
   - Simplification and optimization of sequential circuit

IV. Asynchronous sequential circuits
   - Huffman Circuit
   - Muller Circuit
   - Syntax directed modeling using CSP
   - Petri-net and Graph-based Methods
   - Asynchronous data path (pipelines)

V. Design Project

Final Exam: Wednesday, May 16th, 2019 17:15-19:30
TENTATIVE SCHEDULE

<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Topics</th>
<th>Homework</th>
<th>Laboratory</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1/24</td>
<td>Introduction</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1/29, 31</td>
<td>Review of Boolean Algebra</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>2/5, 7</td>
<td>Introduction to VHDL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>2/12, 14</td>
<td>VHDL</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>2/19, 21</td>
<td>Quine-McCluskey method</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Espresso Algorithm (cont.)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>2/26, 28</td>
<td>Espresso Algorithm</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>3/5, 7</td>
<td>Sequential Devices</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Analysis &amp; Synthesis of Synchronous Sequential Circuit</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>3/12, 14</td>
<td>Simplification and Optimization Of Sync. Seq. Circuit</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>3/19, 21</td>
<td>Asynchronous Circuit (Huffman)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>3/26, 28</td>
<td>Review &amp; MIDTERM</td>
<td>4</td>
<td>Project</td>
</tr>
<tr>
<td>11</td>
<td>4/2, 4</td>
<td>SPRING RECESS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>4/9, 11</td>
<td>Syntax Modeling Using CSP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>4/16, 18</td>
<td>Muller Circuit</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>4/23, 25</td>
<td>Petri net</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>4/30, 5/2</td>
<td>STG, SG &amp; Implementation</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>5/7, 9</td>
<td>Asynchronous Pipelines</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Review for Final</td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>5/16</td>
<td>FINAL EXAM 17:15 to 19:30</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Course Learning Objectives:**

1. The ability to understand fundamental concepts of synchronous circuit design
2. The ability to perform simplification of switching functions
3. The ability to analyze and synthesize synchronous circuits
4. The ability to understand the classification of asynchronous circuit.
5. The ability to analyze and synthesis fundamental asynchronous circuit design
6. The ability to use HDL for modeling and verification purposes
7. The ability design and test certain class of synchronous and asynchronous circuits
8. The ability to understand fundamental concepts and practices of DFT
University, College, or Department Policy Information

a) Academic integrity statement (from Office of Judicial Affairs):
“Your own commitment to learning, as evidenced by your enrollment at San José State University and the University’s Academic Integrity Policy requires you to be honest in all your academic course work. Faculty are required to report all infractions to the Office of Judicial Affairs. The policy on academic integrity can be found at http://www2.sjsu.edu/senate/S04-12.pdf

b) Campus policy in compliance with the Americans with Disabilities Act:
“If you need course adaptations or accommodations because of a disability, or if you need special arrangements in case the building must be evacuated, please make an appointment with me as soon as possible, or see me during office hours. Presidential Directive 97-03 requires that students with disabilities register with DRC to establish a record of their disability.”

c) Cell Phones: Students will turn their cell phones off or put them on vibrate mode while in class. They will not answer their phones in class. Students whose phones disrupt the course and do not stop when requested by the instructor will be referred to the Judicial Affairs Officer of the University.

d) Academic Honesty: Faculty will make every reasonable effort to foster honest academic conduct in their courses. They will secure examinations and their answers so that students cannot have prior access to them and proctor examinations to prevent students from copying or exchanging information. They will be on the alert for plagiarism. Faculty will provide additional information, ideally on the green sheet, about other unacceptable procedures in class work and examinations. Students who are caught cheating will be reported to the Judicial Affairs Officer of the University, as prescribed by Academic Senate Policy S04-12.

EE Department Honor Code

The Electrical Engineering Department will enforce the following Honor Code that must be read and accepted by all students.

“I have read the Honor Code and agree with its provisions. My continued enrollment in this course constitutes full acceptance of this code. I will NOT:

- Take an exam in place of someone else, or have someone take an exam in my place
- Give information or receive information from another person during an exam
- Use more reference material during an exam than is allowed by the instructor
- Obtain a copy of an exam prior to the time it is given
- Alter an exam after it has been graded and then return it to the instructor for re-grading
- Leave the exam room without returning the exam to the instructor.”

Measures Dealing with Occurrences of Cheating
• Department policy mandates that the student or students involved in cheating will receive an “F” on that evaluation instrument (paper, exam, project, homework, etc.) and will be reported to the Department and the University.

• A student’s second offense in any course will result in a Department recommendation of suspension from the University.

APPENDIX:

• “You are responsible for understanding the policies and procedures about add/drops, academic renewal, withdrawal, etc. found at http://www2.sjsu.edu/senate/S04-12.pdf

• Expectations about classroom behavior; see Academic Senate Policy S90-5 on Student Rights and Responsibilities.

• As appropriate to your particular class, a definition of plagiarism, such as that found on Judicial Affairs website at http://www2.sjsu.edu/senate/plagarismpolicies.htm

• “If you would like to include in your paper any material you have submitted, or plan to submit, for another class, please note that SJSU’s Academic Integrity policy S04-12 requires approval by instructors.”