Course and Contact Information

Instructor: Christopher Pham
Office Location: Engineering Building Room 383
Telephone: 408-924-3950
Email: Christopher.h.pham01@sjsu.edu
Office Hours: Tuesday & Thursday before class/lab hours or upon arrangement
Class Days/Time: Tuesday & Thursday, 6:00-7:15PM
Classroom: Clark Building 234
Lab: ENG 244
Prerequisites: EE 112, EE 120

MYSJSU Messaging

Course materials such as syllabus, handouts, notes, assignment instructions, etc. can be found on Canvas Learning Management System course login website at http://sjsu.instructure.com. You are responsible for regularly checking with the messaging system through MySJSU at http://my.sjsu.edu to learn of any updates. Students are responsible for updating your email address with SJSU system in order to receive my messages timely.

Course Description

Embedded system design challenge and metrics. Processor and IC technologies. Software and hardware architectures for embedded system design. Design flow and tools. The design of standard peripherals, microcontrollers, single-purpose and general-purpose processors. Basic concepts of interfacing and communication protocols in embedded systems

Course Learning Outcomes (CLO)

Upon successful completion of this course, students should be able to design a microcontroller system to meet the requirements, specifically,

CLO 1. Understand the basic concept of processor and peripherals such as general purpose IO, ADC, DAC, timers, interrupt controller, serial interface controller
CLO 2. Develop the overall software structure of the system using state machine
CLO 3. Implement simple digital filters and PID controllers for a motion control system
CLO 4: Design simple analog interface circuits
CLO 5. Implement serial communication.
CLO 6. Real-time operating system.
Required Texts/Readings

Textbook: Data sheets and Application Notes (to be provided in lecture notes), Software Tools, Atmel Studio 7 or latest

Other Readings: Lecture and lab handouts

Course Requirements and Assignments
Success in this course is based on the expectation that students will spend, for each unit of credit, a minimum of 45 hours over the length of the course (normally three hours per unit per week) for instruction, preparation/studying, or course related activities. Other course structures will have equivalent workload expectations as described in the syllabus.

Examinations, Final Examination and Lab Evaluation
There will be two midterms and one final exam. The midterm dates will be announced at least 1 week before the exam. The final exam will be given at the official university final exam time for this course. Seven laboratory projects will be assigned. The projects will be performed by teams of two students. The report grades will be based on a written report and a lab demonstration.

Each group is expected to do their individual work for this course. Students who turn in identical report, and/or source code will be considered to have copied. Two hundred percent (-200%) of the maximum possible grade will be deducted for each instance of cheating on laboratory assignments. Copying of material from the Web for laboratory reports and source code will be considered to be cheating. Illegal copying or cheating on an exam or on the laboratory assignments will result in a zero for that exam or for the project. All the provisions of the code of student conduct apply to this course as appropriate.

Grading Information

<table>
<thead>
<tr>
<th>Component</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lab projects</td>
<td>42%</td>
</tr>
<tr>
<td>In-class quizzes (subject to change)</td>
<td>3%</td>
</tr>
<tr>
<td>Midterm exam 1, and 2</td>
<td>15% each</td>
</tr>
<tr>
<td>Final exam</td>
<td>25%</td>
</tr>
</tbody>
</table>

See section about Determination of Grades for more information.

University Policies

Determination of Grades

Letter grade will be assigned based on the distribution curves for final raw score.

<table>
<thead>
<tr>
<th>Percentage Range</th>
<th>Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>97% and above</td>
<td>A+</td>
</tr>
<tr>
<td>94% - 96%</td>
<td>A</td>
</tr>
<tr>
<td>90% - 93%</td>
<td>A-</td>
</tr>
<tr>
<td>87% - 89%</td>
<td>B+</td>
</tr>
<tr>
<td>83% - 86%</td>
<td>B</td>
</tr>
<tr>
<td>80% - 82%</td>
<td>B-</td>
</tr>
<tr>
<td>77% - 79%</td>
<td>C+</td>
</tr>
<tr>
<td>73% - 76%</td>
<td>C</td>
</tr>
</tbody>
</table>
70% - 72%  C-
67% - 69%  D+
63% - 66%  D
60% - 62%  D-
Below 59%  F

- No late or missed work will be accepted.

Classroom Protocol
As a graduating elective course, this class resembles the enterprise level working environment. Ethics and professionalism in the workplace will be enforced.

University Policies
Per University Policy S16-9, university-wide policy information relevant to all courses, such as academic integrity, accommodations, etc. will be available on Office of Graduate and Undergraduate Programs’ Syllabus Information web page at http://www.sjsu.edu/gup/syllabusinfo/”

General Expectations, Rights and Responsibilities of the Student
As members of the academic community, students accept both the rights and responsibilities incumbent upon all members of the institution. Students are encouraged to familiarize themselves with SJSU’s policies and practices pertaining to the procedures to follow if and when questions or concerns about a class arises. See University Policy S90–5 at http://www.sjsu.edu/senate/docs/S90-5.pdf. More detailed information on a variety of related topics is available in the SJSU catalog, at http://info.sjsu.edu/home/catalog.html. In general, it is recommended that students begin by seeking clarification or discussing concerns with their instructor. If such conversation is not possible, or if it does not serve to address the issue, it is recommended that the student contact the Department Chair as a next step.

Dropping and Adding
Students are responsible for understanding the policies and procedures about add/drop, grade forgiveness, etc. Refer to the current semester’s Catalog Policies section at http://info.sjsu.edu/static/catalog/policies.html. Add/drop deadlines can be found on the current academic calendar web page located at http://www.sjsu.edu/calendars/. The Late Drop Policy is available at http://www.sjsu.edu/aars/policies/duedrops/policy/. Students should be aware of the current deadlines and penalties for dropping classes. Information about the latest changes and news is available at the Advising Hub at http://www.sjsu.edu/advising/.

Consent for Recording of Class and Public Sharing of Instructor Material
University Policy S12-7, http://www.sjsu.edu/senate/docs/S12-7.pdf, requires students to obtain instructor’s permission to record the course and the following items to be included in the syllabus:
- “Common courtesy and professional behavior dictate that you notify someone when you are recording him/her. You must obtain the instructor’s permission to make audio or video recordings in this class. Such permission allows the recordings to be used for your private, study purposes only. The recordings are the intellectual property of the instructor; you have not been given any rights to reproduce or distribute the material.”
- In classes where active participation of students or guests may be on the recording, permission of those students or guests should be obtained as well.
- “Course material developed by the instructor is the intellectual property of the instructor and cannot be shared publicly without his/her approval. You may not publicly share or upload instructor generated
material for this course such as exam questions, lecture notes, or homework solutions without instructor consent.”

**Academic integrity**

Your commitment as a student to learning is evidenced by your enrollment at San Jose State University. The University’s Academic Integrity policy, located at [http://www.sjsu.edu/senate/policies/pol_plagiarism_acad_integrity/index.html](http://www.sjsu.edu/senate/policies/pol_plagiarism_acad_integrity/index.html), requires you to be honest in all your academic course work. Faculty members are required to report all infractions to the office of Student Conduct and Ethical Development. The Student Conduct and Ethical Development website is available at [http://www.sjsu.edu/studentconduct/](http://www.sjsu.edu/studentconduct/)

Instances of academic dishonesty will not be tolerated. Cheating on exams or plagiarism (presenting the work of another as your own, or the use of another person’s ideas without giving proper credit) will result in a failing grade and sanctions by the University. For this class, all assignments are to be completed by the individual student unless otherwise specified. If you would like to include your assignment or any material you have submitted, or plan to submit for another class, please note that SJSU’s Academic Policy S07-2 requires approval of instructors.

**Campus Policy in Compliance with the American Disabilities Act**

If you need course adaptations or accommodations because of a disability, or if you need to make special arrangements in case the building must be evacuated, please make an appointment with me as soon as possible, or see me during office hours. Presidential Directive 97-03 at [http://www.sjsu.edu/president/docs/directives/PD_1997-03.pdf](http://www.sjsu.edu/president/docs/directives/PD_1997-03.pdf) requires that students with disabilities requesting accommodations must register with the Accessible Education Center (AEC) at [http://www.sjsu.edu/aec/](http://www.sjsu.edu/aec/) to establish a record of their disability.

**EE Honor Code - Honesty and Respect for Others and Public Property**

The Electrical Engineering Department will enforce the following Honor Code that must be read and accepted by all students.

“I have read the Honor Code and agree with its provisions. My continued enrollment in this course constitutes full acceptance of this code. I will NOT:

- Take an exam in place of someone else, or have someone take an exam in my place
- Give information or receive information from another person during an exam
- Copy project information from others
- Use more reference material during an exam than is allowed by the instructor
- Obtain a copy of an exam prior to the time it is given
- Alter an exam after it has been graded and then return it to the instructor for re-grading
- Leave the exam room without returning the exam to the instructor.”

**Measures Dealing with Occurrences of Cheating**

- Department policy mandates that the student or students involved in cheating will receive an “F” on that evaluation instrument (paper, exam, project, homework, etc.) and will be reported to the Department and the University.
- A student’s second offense in any course will result in a Department recommendation of suspension from the University.
EE138, Embedded Control System Design, Fall 2018, Course Schedule

EE138 is an introductory course on microcontroller based control system design. Atmel SAM D20 ARM will be introduced and used in the course projects throughout this course. The course will be based on supporting the following lab projects.

Course Schedule (tentative)

*Schedule is subject to change with fair notice by email and class announcement*

<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Topics, Readings, Assignments, Deadlines</th>
</tr>
</thead>
</table>
| 1-3  |      | (1) General Purpose Input/output (week 1-3)  
      |      | Concepts: SAM D20 overview, port definition and configuration, electrical characteristics of the I/O pins, LED driver circuit consideration, Input voltage level consideration, software de-bouncing state machine, BCD/binary conversion, 7-segment decoding.  
      |      | Project: Design a simple calculator (integer only, floating point optional) using the 7-segment display and the keypad. |
| 4-5  |      | (2) Analog interface (week 4-5)  
      |      | Concepts: Generic clock configuration, analog peripheral definition and configuration, conversion time, polling, analog input voltage scaling using operational amplifiers, unit-polar and bi-polar input consideration.  
      |      | Project: Design a voltage-meter using the 7-segment display routine developed in (1). Use DAC to produce a sinusoidal waveform and some musical notes. |
| 6-7  |      | (3) Timers and Pulse-Width-Modulation (week 6-7)  
      |      | Concepts: Timer configuration. PWM based DAC. Motor drive circuit and H-bridge.  
      |      | Project: An open-loop motor speed controller using the POT and the keyboard as speed command input. |
| 7-8  |      | EXAM 1 |
| 8    |      | (4) Interrupts and Digital Filter (week 8)  
      |      | Concepts: Interrupt concept, NVIC, EIC, timer based interrupt, digital filter, sampling, aliasing effect, anti-aliasing filter  
      |      | Project: Implement and evaluate two digital filters |
| 9-11 |      | (5) Motor speed and position control (week 9-11)  
      |      | Concepts: state-machine, interrupt based real-time control system. PID controller.  
<pre><code>  |      | Project: Develop a motor control system. The position or speed of the motor can be entered via the keypad or the POT and their real-time values should be displayed on the 7-segment display. Motor position is sensed by an optical encoder. A PID controller is used for controlling the speed and position. |
</code></pre>
<p>| 11-12|      | EXAM 2 |</p>
<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Topics, Readings, Assignments, Deadlines</th>
</tr>
</thead>
</table>
| 12-13| (6)    | **Serial communications (week 12-13)**  
*Concepts:* Serial interface protocols: RS-232 (tentative), SPI, I2C.  
*Projects:* Interface with a EEPROM using SPI, interface with an DAC using I2C, and design a RS232 terminal emulation program using the keyboard and 7-segment display (tentative). |
| 14   | (7)    | **Real-time Operating System (week 14)**  
*Concepts:* Real-time OS  
*Projects:* Interface and program the SAMD20 in an RTOS environment. |
| 15   | Review |                                                                                                    |
| Final Exam | Thursday, December 13 | **Venue:** Clark Building 234  
**Date:** Thursday, December 13,  
**Time:** 1715-1930 |