### May 2nd, 2014

#### Thesis/Project Presentation

<table>
<thead>
<tr>
<th>Name of each group member</th>
<th>Title</th>
<th>Project Advisor</th>
<th>Project Co-Advisor</th>
<th>TRACK</th>
<th>SECTION</th>
<th>TIME</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rajabhandhurakans, D</td>
<td>Control of Hydrostatic Transmission Wind Turbine</td>
<td>Hsu</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:00</td>
</tr>
<tr>
<td>Gaitdiam, Chidvila Reddy</td>
<td>Implementation of Black Scholes Option Pricing model for American Option Style</td>
<td>Choo</td>
<td>Choo</td>
<td>1</td>
<td>1</td>
<td>9:25</td>
</tr>
<tr>
<td>Xu, S</td>
<td>A Multi-Software System for Efficient JPEG Encoder Using FPGA</td>
<td>Choo</td>
<td>N/A</td>
<td>1</td>
<td>1</td>
<td>9:50</td>
</tr>
<tr>
<td>Ting, A</td>
<td>Nand Based Flash Memory Controller with NDR Improvements</td>
<td>Jones</td>
<td>N/A</td>
<td>1</td>
<td>1</td>
<td>10:15</td>
</tr>
<tr>
<td>Mansi Chiocchino Prachi Gangote</td>
<td>Architectural study on the effectiveness of a single line buffer</td>
<td>Jones</td>
<td>N/A</td>
<td>1</td>
<td>1</td>
<td>10:50</td>
</tr>
<tr>
<td>Javadi, S</td>
<td>Adaptive Filtering for Heart Rate Signals</td>
<td>Ardalan</td>
<td>Zaragoza</td>
<td>1</td>
<td>2</td>
<td>11:15</td>
</tr>
<tr>
<td>Agape P</td>
<td>Low voltage Continuous time linear equalizer</td>
<td>Ardalan</td>
<td>Jones</td>
<td>1</td>
<td>2</td>
<td>11:40</td>
</tr>
<tr>
<td>Gustavo T. Villanueva</td>
<td>50 GHz Adaptive Receiver Equalization Design</td>
<td>Ardalan</td>
<td>Hamedi-Hagh</td>
<td>1</td>
<td>2</td>
<td>12:05</td>
</tr>
<tr>
<td>Samskruthi Devendran</td>
<td>Simulation of a Campus Network Using SDN</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:00</td>
</tr>
<tr>
<td>Nalin, Y.</td>
<td>Experimenting with Load Balancing for a Cloud Computing Network</td>
<td>Mir</td>
<td>Lin</td>
<td>1</td>
<td>2</td>
<td>11:15</td>
</tr>
<tr>
<td>Aboli Pimpalkhare</td>
<td>Packet Filtering at Routers</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:05</td>
</tr>
<tr>
<td>Anirudh Sri Jayendra</td>
<td>Packet Filtering Technique on Router Based on Protocol Type</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:25</td>
</tr>
<tr>
<td>Panjari, Yash Chandnani, Alenkia</td>
<td>Simulation of Traffic Load Balancing in High-speed Cloud Network</td>
<td>Mir</td>
<td>Lin</td>
<td>1</td>
<td>2</td>
<td>12:05</td>
</tr>
<tr>
<td>Aboli Pimpalkhare</td>
<td>Packet Filtering at Routers</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:50</td>
</tr>
<tr>
<td>Aniruddha Vyawahare</td>
<td>Packet Filtering at Routers</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:50</td>
</tr>
<tr>
<td>Suresh Kumar, Pradeep balaji</td>
<td>Netgear Privacy and Advertising Platform</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>10:15</td>
</tr>
<tr>
<td>Tharuvar Srinivasan, Anand Kumar</td>
<td>Netgear Privacy and Advertising Platform</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>10:15</td>
</tr>
<tr>
<td>Sunkara, P. Manikonda, H.</td>
<td>Implementing SDN in Data center environment using OpenDaylight and OpenFlow standards</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>2</td>
<td>10:50</td>
</tr>
<tr>
<td>Sai, M</td>
<td>Low Power A-D Converter Design for Software-Defined Radio</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:30</td>
</tr>
<tr>
<td>Alfred Sanzezisazadrad</td>
<td>Delay F/F (DFF) Metastability Impact on Clock and Data Recovery (CDR) and Phase-Locked Loop (PLL) Circuits</td>
<td>Hamedi-Hagh</td>
<td>Shahab Ardalan</td>
<td>1</td>
<td>3</td>
<td>14:30</td>
</tr>
<tr>
<td>Danyoom Berhave</td>
<td>Design of a Printed Antenna for LTE</td>
<td>Hamedi-Hagh</td>
<td>N/A</td>
<td>1</td>
<td>3</td>
<td>14:55</td>
</tr>
<tr>
<td>Mane R</td>
<td>Design of Mixer AND LNA for RF Receiver Circuits</td>
<td>Hamedi-Hagh</td>
<td>N/A</td>
<td>1</td>
<td>3</td>
<td>14:55</td>
</tr>
</tbody>
</table>

### May 9th, 2014

#### Project Presentation

<table>
<thead>
<tr>
<th>Name of each group member</th>
<th>Title</th>
<th>Project Advisor</th>
<th>Project Co-Advisor</th>
<th>TRACK</th>
<th>Section</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Anirudh Sri Jayendra</td>
<td>Packet Filtering Technique on Router Based on Protocol Type</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:00</td>
</tr>
<tr>
<td>Panjari, Yash Chandnani, Alenkia</td>
<td>Simulation of Traffic Load Balancing in High-speed Cloud Network</td>
<td>Mir</td>
<td>Lin</td>
<td>1</td>
<td>2</td>
<td>11:15</td>
</tr>
<tr>
<td>Aboli Pimpalkhare</td>
<td>Packet Filtering at Routers</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:50</td>
</tr>
<tr>
<td>Suresh Kumar, Pradeep balaji</td>
<td>Netgear Privacy and Advertising Platform</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>10:15</td>
</tr>
<tr>
<td>Sunkara, P. Manikonda, H.</td>
<td>Implementing SDN in Data center environment using OpenDaylight and OpenFlow standards</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>2</td>
<td>10:50</td>
</tr>
<tr>
<td>Sai, M</td>
<td>Low Power A-D Converter Design for Software-Defined Radio</td>
<td>Mir</td>
<td>Mir</td>
<td>1</td>
<td>1</td>
<td>9:30</td>
</tr>
<tr>
<td>Alfred Sanzezisazadrad</td>
<td>Delay F/F (DFF) Metastability Impact on Clock and Data Recovery (CDR) and Phase-Locked Loop (PLL) Circuits</td>
<td>Hamedi-Hagh</td>
<td>Shahab Ardalan</td>
<td>1</td>
<td>3</td>
<td>14:30</td>
</tr>
<tr>
<td>Danyoom Berhave</td>
<td>Design of a Printed Antenna for LTE</td>
<td>Hamedi-Hagh</td>
<td>N/A</td>
<td>1</td>
<td>3</td>
<td>14:55</td>
</tr>
<tr>
<td>Mane R</td>
<td>Design of Mixer AND LNA for RF Receiver Circuits</td>
<td>Hamedi-Hagh</td>
<td>N/A</td>
<td>1</td>
<td>3</td>
<td>14:55</td>
</tr>
</tbody>
</table>

### TRACK 2 Room EE341

<table>
<thead>
<tr>
<th>Name of each group member</th>
<th>Title</th>
<th>Project Advisor</th>
<th>Project Co-Advisor</th>
<th>TRACK</th>
<th>Section</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gajipara, Pooga</td>
<td>Non Volatile Memory (SSD Controller) Interface Design</td>
<td>Choo</td>
<td>Jones</td>
<td>2</td>
<td>1</td>
<td>9:00</td>
</tr>
<tr>
<td>Girigowda, Pawan</td>
<td>Recursive Least Squares Algorithm for Noise Cancellation on FPPA</td>
<td>Choo</td>
<td>Choo</td>
<td>2</td>
<td>1</td>
<td>9:25</td>
</tr>
<tr>
<td>Gupta, Akshat</td>
<td>Smart Sensing</td>
<td>Choo</td>
<td>Jones</td>
<td>2</td>
<td>1</td>
<td>9:50</td>
</tr>
<tr>
<td>Takodara, Vishal</td>
<td>NAND FLASH controller</td>
<td>Choo</td>
<td>Jones</td>
<td>2</td>
<td>1</td>
<td>10:15</td>
</tr>
<tr>
<td>konda varun kumar reddy</td>
<td>NAND FLASH controller</td>
<td>Choo</td>
<td>Jones</td>
<td>2</td>
<td>1</td>
<td>10:15</td>
</tr>
<tr>
<td>Patwardhan S Pimpalpure R</td>
<td>functionality and performance verification of Memory Controller</td>
<td>Jones</td>
<td>Jones</td>
<td>2</td>
<td>2</td>
<td>10:50</td>
</tr>
<tr>
<td>Time</td>
<td>Room</td>
<td>Presenter</td>
<td>Title</td>
<td>Venue</td>
<td>Location</td>
<td>Duration</td>
</tr>
<tr>
<td>-------</td>
<td>------</td>
<td>------------</td>
<td>----------------------------------------------------------------------</td>
<td>-----------</td>
<td>----------</td>
<td>----------</td>
</tr>
<tr>
<td>11:15</td>
<td></td>
<td>Rajesh Subramanian, Pareek, S</td>
<td>UVM verification of 8051</td>
<td>Jones</td>
<td>N/A</td>
<td>2 2 11:15</td>
</tr>
<tr>
<td>11:40</td>
<td></td>
<td>Deshpande, V., Sakhalkar, S.</td>
<td>Adaptive Verification Methodology for targeted Functional Coverage</td>
<td>Jones</td>
<td>N/A</td>
<td>2 2 11:40</td>
</tr>
<tr>
<td>12:05</td>
<td></td>
<td>Bangalore Lakshman, S., Mangulkar, V.</td>
<td>A scalable accelerated verification methodology for verification of Embedded SoC IP</td>
<td>Jones</td>
<td>N/A</td>
<td>2 2 12:05</td>
</tr>
</tbody>
</table>

lunch

<table>
<thead>
<tr>
<th>Time</th>
<th>Room</th>
<th>Presenter</th>
<th>Title</th>
<th>Venue</th>
<th>Location</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>11:40</td>
<td></td>
<td>Kul, C.</td>
<td>Hardware Design of Color Balancing and De-Blurring Algorithm for Wearable Image Capture Devices</td>
<td>Choo</td>
<td>N/A</td>
<td>2 3 11:40</td>
</tr>
<tr>
<td>13:00</td>
<td></td>
<td>Ryof, A.</td>
<td>FPGA prototyping of low power audio codec for wearable devices</td>
<td>Choo</td>
<td>Jones</td>
<td>2 3 13:00</td>
</tr>
<tr>
<td>13:50</td>
<td></td>
<td>Vanam Rohit Kumar, Ramanathan Raghuraman</td>
<td>FPGA-Based Hardware Design of True Random Number Generator: for Security Applications</td>
<td>Choo</td>
<td>N/A</td>
<td>2 3 13:50</td>
</tr>
<tr>
<td>14:15</td>
<td></td>
<td>Agrawal, Anuj</td>
<td>FPGA implementation of Low Power LCD TFT Display</td>
<td>Choo</td>
<td>Jones</td>
<td>2 3 14:15</td>
</tr>
<tr>
<td>14:50</td>
<td></td>
<td>Suvarna, Pratik</td>
<td>Multicore System Education Using FPGA Prototype Designs for DSP Applications</td>
<td>Choo</td>
<td>N/A</td>
<td>2 4 14:50</td>
</tr>
</tbody>
</table>

lunch

<table>
<thead>
<tr>
<th>Time</th>
<th>Room</th>
<th>Presenter</th>
<th>Title</th>
<th>Venue</th>
<th>Location</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>13:00</td>
<td></td>
<td>Kuo, C.</td>
<td>Hardware Design of Color Balancing and De-Blurring Algorithm for Wearable Image Capture Devices</td>
<td>Choo</td>
<td>N/A</td>
<td>2 3 13:00</td>
</tr>
<tr>
<td>13:50</td>
<td></td>
<td>Agrawal, Anuj</td>
<td>FPGA prototyping of low power audio codec for wearable devices</td>
<td>Choo</td>
<td>Jones</td>
<td>2 3 13:50</td>
</tr>
<tr>
<td>14:15</td>
<td></td>
<td>Mehta, D.</td>
<td>Advanced Programmable Interrupt Controller</td>
<td>Choo</td>
<td>N/A</td>
<td>2 4 14:15</td>
</tr>
<tr>
<td>14:50</td>
<td></td>
<td>Khatri, K.</td>
<td>A cost effective approach for estimating number of people in images</td>
<td>Choo</td>
<td>Jones</td>
<td>2 4 14:50</td>
</tr>
<tr>
<td>15:15</td>
<td></td>
<td>Bhandari, Anuj</td>
<td>FPGA implementation of Low Power LCD TFT Display</td>
<td>Choo</td>
<td>Jones</td>
<td>2 4 15:15</td>
</tr>
</tbody>
</table>

lunch

<table>
<thead>
<tr>
<th>Time</th>
<th>Room</th>
<th>Presenter</th>
<th>Title</th>
<th>Venue</th>
<th>Location</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:15</td>
<td></td>
<td>Agrawal, Anuj</td>
<td>FPGA prototyping of low power audio codec for wearable devices</td>
<td>Choo</td>
<td>Jones</td>
<td>2 4 15:15</td>
</tr>
<tr>
<td>16:05</td>
<td></td>
<td>Qazi, S.</td>
<td>ASIC Implementation and Performance Analysis of Randomized Alamouti Space-Time Block Code in a Cooperative Distributed System</td>
<td>Sirkeci</td>
<td>Jones</td>
<td>2 4 16:05</td>
</tr>
</tbody>
</table>

TRACK 3 Room TBA

<table>
<thead>
<tr>
<th>Time</th>
<th>Room</th>
<th>Presenter</th>
<th>Title</th>
<th>Venue</th>
<th>Location</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>9:00</td>
<td></td>
<td>Vikrant Sarle</td>
<td>Host Adapter design for the Hybrid Memory Cube</td>
<td>He</td>
<td>Jones</td>
<td>3 1 9:00</td>
</tr>
<tr>
<td>9:25</td>
<td></td>
<td>Dhulipati, S.</td>
<td>Low Jitter PLL using DAC for SerDes transmitter</td>
<td>He</td>
<td>Jones</td>
<td>3 1 9:25</td>
</tr>
<tr>
<td>9:50</td>
<td></td>
<td>Bindigan Hariprasanna, Abhiram Prasad, Rajeswari, Shreyas</td>
<td>The Study and Implementation of Expensive Operations of Monte-Carlo Photon Transport Problem on FPGA</td>
<td>Le</td>
<td>Jones</td>
<td>3 1 9:50</td>
</tr>
<tr>
<td>10:15</td>
<td></td>
<td>Chinnakanam, Swetha</td>
<td>Implementation of Mersenne Twister random number generator on FPGA</td>
<td>Le</td>
<td>Jones</td>
<td>3 1 10:15</td>
</tr>
<tr>
<td>10:50</td>
<td></td>
<td>Navya Teja Goda</td>
<td>Development of an Effective Technique to Implement Gaussian Random Number Generator on FPGA</td>
<td>Le</td>
<td>Jones</td>
<td>3 2 10:50</td>
</tr>
<tr>
<td>11:15</td>
<td></td>
<td>Kadamundla, S.</td>
<td>Implementing an Exponential Variate Generator on FPGA</td>
<td>Le</td>
<td>Jones</td>
<td>3 2 11:15</td>
</tr>
<tr>
<td>11:40</td>
<td></td>
<td>Ramhankar, V.</td>
<td>Implementation of the PageRank Algorithm in FPGA</td>
<td>Le</td>
<td>Jones</td>
<td>3 2 11:40</td>
</tr>
<tr>
<td>12:05</td>
<td></td>
<td>Doshi, N.</td>
<td>Digital Phase Locked Loop for High Speed Wire-line Link</td>
<td>Ardalan</td>
<td>Jones</td>
<td>3 2 12:05</td>
</tr>
</tbody>
</table>

lunch

<table>
<thead>
<tr>
<th>Time</th>
<th>Room</th>
<th>Presenter</th>
<th>Title</th>
<th>Venue</th>
<th>Location</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>11:00</td>
<td></td>
<td>Ng, Christopher</td>
<td>Generic Projects with Analog Peripherals for Embedded Systems</td>
<td>Ardalan</td>
<td>Jones</td>
<td>3 2 11:00</td>
</tr>
<tr>
<td>12:05</td>
<td></td>
<td>Su Xing</td>
<td>Microwave antenna array in beamforming configuration for MISO system</td>
<td>Ardalan</td>
<td>Hamedi-Hagh</td>
<td>3 3 12:05</td>
</tr>
<tr>
<td>13:00</td>
<td></td>
<td>Devraj Karihikeyan</td>
<td>A 10GHz Narrowband CMOS 4-Bit Phase Shifter</td>
<td>Hamedi-Hagh</td>
<td>Ardalan</td>
<td>3 3 13:00</td>
</tr>
<tr>
<td>14:15</td>
<td></td>
<td>Nerikar S.</td>
<td>Implementation of Digital Error Correction in Pipelined ADC</td>
<td>Hamedi-Hagh</td>
<td>Jones</td>
<td>3 4 14:15</td>
</tr>
<tr>
<td>15:15</td>
<td></td>
<td>Jason Wu</td>
<td>Frequency Lock Loop for LEDs</td>
<td>Hamedi-Hagh</td>
<td>Jones</td>
<td>3 4 15:15</td>
</tr>
</tbody>
</table>